[1]
Gayathri T and Kalaiselvy S 2020. Design of Shift Register with Minimized Area by Using 4 Bit Hybrid Latch. International Journal of Progressive Research in Science and Engineering . 1, 5 (Sep. 2020), 140–142.