Gayathri T; Kalaiselvy S. Design of Shift Register With Minimized Area by Using 4 Bit Hybrid Latch. IJPRSE 2020, 1, 140-142.