Gayathri T, & Kalaiselvy S. (2020). Design of Shift Register with Minimized Area by Using 4 Bit Hybrid Latch. International Journal of Progressive Research in Science and Engineering, 1(5), 140–142. Retrieved from https://journal.ijprse.com/index.php/ijprse/article/view/171