Gayathri T and Kalaiselvy S (2020) “Design of Shift Register with Minimized Area by Using 4 Bit Hybrid Latch”, International Journal of Progressive Research in Science and Engineering , 1(5), pp. 140–142. Available at: https://journal.ijprse.com/index.php/ijprse/article/view/171 (Accessed: 22 November 2024).