Gayathri T and Kalaiselvy S, “Design of Shift Register with Minimized Area by Using 4 Bit Hybrid Latch”, IJPRSE, vol. 1, no. 5, pp. 140–142, Sep. 2020.