Gayathri T, and Kalaiselvy S. “Design of Shift Register With Minimized Area by Using 4 Bit Hybrid Latch”. International Journal of Progressive Research in Science and Engineering, vol. 1, no. 5, Sept. 2020, pp. 140-2, https://journal.ijprse.com/index.php/ijprse/article/view/171.