Gayathri T, and Kalaiselvy S. “Design of Shift Register With Minimized Area by Using 4 Bit Hybrid Latch”. International Journal of Progressive Research in Science and Engineering 1, no. 5 (September 1, 2020): 140–142. Accessed July 22, 2024. https://journal.ijprse.com/index.php/ijprse/article/view/171.