Gayathri T, Kalaiselvy S. Design of Shift Register with Minimized Area by Using 4 Bit Hybrid Latch. IJPRSE [Internet]. 2020 Sep. 1 [cited 2024 Nov. 22];1(5):140-2. Available from: https://journal.ijprse.com/index.php/ijprse/article/view/171